Verilog digital system design : RT level synthesis, testbench and verification/ Zainalabedin Navabi
By: Navabi, Zainalabedin
.
Material type: ![Text](/opac-tmpl/lib/famfamfam/BK.png)
![](/opac-tmpl/bootstrap/images/filefind.png)
![](/opac-tmpl/bootstrap/images/filefind.png)
Item type | Current location | Collection | Call number | Status | Date due | Barcode |
---|---|---|---|---|---|---|
National Library of India | E | E 621.392 N (Browse shelf) | Available | NLI-DBA000108446ENG |
Includes index